

# Self-Aligned SHF Structures with Direct and Inverted Ultrathin Emitter Regions

V. D. Verner, N. M. Lukanov, and A. N. Saurov

*NPK Technological Center, Moscow, Russia*

*e-mail: N.Loukanov@tcen.ru*

Received November 11, 2012

**Abstract**—The optimization of the construction and technology of bipolar self-aligned SHF transistor structures with direct and inverted ultrathin emitter regions is carried out. The threshold amplification frequency and maximum oscillation frequency, which are 500 GHz, are shown to be reachable when using self-adjointed pseudo-lithographic masks and decreasing parasitic capacities and resistances. Methods for creating direct and inverted extremely narrow emitter regions doped with arsenic are proposed.

DOI: 10.1134/S1063739714070166

## 1. INTRODUCTION

Nowadays, the problem of creating aligned structures on silicon with direct and inverted emitter regions doped with arsenic is topical due to the demand for SHF ICs with operating frequencies of 10–100 GHz and active phased antenna arrays on the crystal surface. In the case of overlying collector regions, a considerable decrease in the base–collector capacities  $C_{BC}$  is reached and new possibilities of creating such regions with a small defect density and high breakdown voltage have arisen. The great extent of the regions of structures results in the excessive storage of minority carriers, which decreases the threshold amplification frequency  $f_t$  and maximum oscillation frequency  $f_{max}$ . This problem is partially solved by developing methods for the exact localization of structures. The development of thin and ultrathin direct and inverted transistor structures on silicon is carried out using the domestic coplanar technology of lateral dielectric insulation (LDI) with the selective epitaxial growth of Si(As) [1] and arsenic doping in vacuum followed by hydrogen annealing [2–4]. Three-dimensional self-forming transistor structures with flat and narrow emitter regions and selectively deposited tungsten contacts are a special case [5–8]. Interest in the three-dimensional self-forming transistor structures with nanosized elements has increased in recent years [9, 10]. In [11], SHF transistor structures with overlying collector regions and flat inverted emitter regions earthed from below by the continuous layer of metal silicide are studied. These structures are created on SOI silicon plates using ultrathin ( $w_{a,b} = 10$  nm) layers of the active base (SiGe:B:C) and have  $f_t \approx 95$  GHz and  $f_{max} \approx 210$  GHz at the thickness of the silicon layer for the active emitter region of 250 nm, width of emitter windows  $w_{e,w} = 500$  nm, and length  $L_{e,r} = 1$   $\mu$ m. The emitter regions are surrounded by the layer of thermal

SiO<sub>2</sub> ( $h_{EB} = 100$  nm), which is the lateral dielectric insulation of emitter (LDIE) junctions, and the layer of polysilicon Si\*(B) doped with boron. These layers can generate residual mechanical stresses  $\sigma$  to emitter regions.

## 2. CONSTRUCTIONAL FEATURES OF SHF STRUCTURES

In this work, unit SHF self-aligned transistor structures (SATs) with the emitter region length  $L_{e,r1} = 1$   $\mu$ m and minimum width of emitter windows  $w_{e,w1} = 50$  nm, which are completely self-forming in the volume of thin silicon plates without using a typical buried layer, are considered. For  $h_{EB} = 50$  nm and width of contacts to base  $h_{BC} = 100$  nm, SATs have the area of the emitter window  $A_{e,w1} = 0.05$   $\mu$ m<sup>2</sup> and area of the collector–base window  $A_{CB1} = 0.455$   $\mu$ m<sup>2</sup>. The thicknesses of the lightly-doped ( $10^{18}$  atom cm<sup>-3</sup>) emitter and collector regions adjacent to active regions of the base are  $W_c = 10$  nm and  $W_C = 20$  nm, respectively. The elementary SATs are designed to reach the following parameter values:  $f_t = f_{max} = 500$  GHz ( $r_{B1}C_{BC1} = 79.8$  Ohm fF; the effective resistance of the base  $r_{B1} = 43.85$  Ohm; the internal resistance of the base  $r_{B1} = 25$  Ohm for  $w_{a,b} = 10$  nm and  $\rho_{r,a,b} = 6000$  Ohm/□; and the capacity  $C_{CB1} = 1.82$  fF for  $C_{CB1} = 4$  fF/ $\mu$ m<sup>2</sup>). The direct and inverted emitter regions are created based on layers doped with arsenic with the hydrogen annealing. The selectively-deposited tungsten electrodes (with titan sublayer) have the contact resistance  $\rho_{CE} \leq 2$  Ohm  $\mu$ m<sup>2</sup>. The effective resistance of the emitter regions is determined by the surface resistance of diffused layers  $\rho_s$ , as well as the resultant area of emitter  $A_E$ , and is critically sensitive to the density and type of structural defects, thickness of the residual matrix




Fig. 1. Constructions of SATS with inverted emitter regions: (a) with extended diffused emitter region and parasitic butt sections; (b) with narrow self-aligned emitter region and combined LDIE regions based on thin layers of thermal  $\text{SiO}_2$ – $\text{SiN}_x$  ( $\text{Al}_2\text{O}_3$ ,  $\text{AlN}$ ) and polyimidazole film; and (c) with narrow emitter region and selective composite base regions.

oxide, and parameter  $\rho_{CE}$ . In order to create exactly localized critical collector and emitter regions, the self-adjunction of the top and bottom pseudo-lithographic masks (TPLMs and BPLMs) with the successive transformation of structure layers (with respect to the initial upper support contour and self-forming relief), which provides the optimal configuration and parameters of the critical regions, is used. Such SATS must have specific doping profiles with the maximum allowed steep gradients of the ionized concentration  $[\text{As}^+]$ , which are characterized by minimum  $\rho_s$  and minimum level of structural defects. These requirements are fulfilled when using special methods of the controlled diffusion of arsenic in vacuum with the homogeneous diffusant source obtained by gas-transport reactions using initial ultrapure materials ( $\text{Si}$ ,  $\text{As}$ , and  $\text{J}_2$ ) [2, 3, 4]. The constructions of unit SATS with  $L_{c,r1} = 1 \mu\text{m}$  are shown in Fig. 1.

The local regions of the collector are made of polysilicone  $\text{Si}^*$  doped with phosphorus; the contact inactive regions of the base ( $B_{\text{com}}$ ), connective regions of the base

( $B_c$ ), and active regions of the base ( $B_a$ ) are exactly localized by using the temporary initial top pseudo-lithographic  $\text{Si}_3\text{N}_4$  mask 150 nm in thickness [10] (see Fig. 1b). The selective trench etching is performed from the reverse side of the silicon plates up to the bottom parts of LDIE regions and emitter–arsenic regions. The inverted emitter regions are created by using spacer regions (SRs) of pyrolytic  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$ , or polysilicon. The exactly localized SRs form the framework for creating BPLM (50–100 nm in thickness) of photoresist or selectively deposited barrier metal (W, Ni). After the etch removal of SRs, the self-aligned mask allows the width of the emitter regions to be reduced by means of anisotropic reactive ion etching (ARIE) and/or chemical etching. Thus, the coupling and exact localization of TPLM and BPLM is reached. This provides the creation of three-dimensional SATS with channels for the local forced cooling of active regions. The decrease of the SATS' thermal resistance is reached by the partial elimination of polyimide and small LDIE regions around the lateral segments of the emitter, as well as by the enlargement

of the TiN metal regions. Superconducting layers can be used in the channels. In the simplest case, the channel regions are filled with an electrochemically deposited layer of gold or copper.

Figure 1c shows the constructional variant of SATS using various pseudo-lithographic masks, together with the uncritical photolithographic mask (FLM) and the selective epitaxy of the base and collector regions. The emitter width can be reduced both from the top through vertical slits and from the reverse side of the silicon plate.

Let us give the sequence of the process of transferring the TPLM image.

1. On the initial surface (1) of thin *p*-Si plates, a thin emitter layer (2) is formed by the diffusion of arsenic in vacuum and structural layers (3) of thermal SiO<sub>2</sub> 40 nm in thickness, layer (4) of Si<sup>+</sup>(B) 100 nm in thickness, and layer (5) of pyrolytic SiO<sub>2</sub> 150 nm in thickness are deposited for the further creation of local regions of the base.

2. Using the technology described in [10], the temporary support layer of pyrolytic SiO<sub>2</sub> (not shown) with vertical walls and spacer Si<sub>3</sub>N<sub>4</sub> layer (6) with vertical walls for creating the initial PLM1, with composite regions (7) of PLM2 with the bottom sublayer of metal (now shown) and temporary protective spacer Si<sup>+</sup> layer (7) being self-formed on its walls, are created.

3. ARIE of trenches (8) is performed and the trenches are filled with germanium-silicate glass (8a).

4. After the selective elimination of PLM1, layers (5) and (4) are etched into up to film (3) using ARIE, vertical regions (9) (Si<sub>3</sub>N<sub>4</sub>) are self-formed, horizontal slits in layer (3) are selectively etched into up to layer (10), and composite base regions (11) are selectively epitaxially grown based on (*n*-Si) - (SiGe:B:C) - (*n*-Si).

5. During the rapid annealing of SATS, connective regions (12) of the *p*<sup>+</sup>-base are self-formed from Si<sup>+</sup>(B) layer (4) by the diffusion of boron.

6. In order to create the collector regions, the passivation layer of thermal SiO<sub>2</sub>, masking layer (13) of Si<sub>3</sub>N<sub>4</sub>, and PLM3 based on spacer Si<sup>+</sup> layer (14) are formed and the collector windows are opened.

7. Collector regions (15) are self-formed using the selective epitaxy.

8. Using FLM, cavities (16) are etched into silicon from the reverse side of SATS using ARIE and are masked with the Si<sub>3</sub>N<sub>4</sub> film.

9. Regions (15) are protected with photoresist, glass (8a) is partially etched out, and vertical PLM4 is formed based on Si<sub>3</sub>N<sub>4</sub> film (8b) to protect the butt segments of base regions (3-5).

10. Glass (8a) is etched out, the horizontal regions of the emitter are thinned (shown by arrows), the cavities are filled with glass, and metallization regions (17) are formed.

The elementary transistor structures can be connected into parallel sections to form power keys with a




Fig. 2. Calculated distributions of surface-normalized values of the overall concentration of arsenic  $[As]/[As]_s$  with respect to the depth of diffused layers for different diffusion time and temperature: 1 is 12 min; 2 is 36 min; 3 is 60 min; - - - is 900°C,  $D_i = 5.39 \times 10^{-16} \text{ cm}^2/\text{s}$ ; - - - is 950°C,  $D_i = 2.6 \times 10^{-15} \text{ cm}^2/\text{s}$ ; and — is 1000°C,  $D_i = 1.17 \times 10^{-14} \text{ cm}^2/\text{s}$ .

different width of emitter regions, which are suspended on metal (or metal-carbon) beams.

### 3. RESULTS OF SIMULATING THE EMITTER REGIONS OF STRUCTURES

The results of solving the boundary problem of calculating the distributions of surface-normalized values of the As's overall concentration are shown in Fig. 2. The refined model of the As diffusion allows for the effect of the internal electric field, changes in the equilibrium concentration of vacancies, complex formation of neutral vacancies with two neutral As atoms [3], and experimental dependencies of  $[As^+] = f_1[As]$  and the squared intrinsic concentration of charge carriers  $n_i^{*2} = f_2[As^+]$ . The minimum thickness of the emitter regions is 50 nm ( $\rho_s = 360 \text{ Ohm}/\square$ ). When creating real SATSs, more thick layers with lower  $\rho_s$  can be used with the subsequent thinning using ARIE.

The table gives the calculated and experimental dependences of parameter  $\rho_s$  of the diffused layers on the diffusion time *t* for different diffusion temperatures *T*. It can be seen that, for  $T = 1000^\circ\text{C}$ , there is a good agreement between the calculated and the experimental data.

### 4. FORMATION OF ULFRATHIN TRANSISTOR STRUCTURES WITH A FLAT EMITTER

SATSs are analyzed and optimized with respect to the set of the electrical parameters measured using special benchmark mesa-structures with the internal buried contact to the active regions of the base, with allowance for the detected specific structural defects in the near-surface silicon layer [5]. The defects have a

Calculated and experimental dependencies of  $\rho_s$  (Ohm/cm) of diffused layers on the diffusion time for different temperatures

Diffusion time, min	Diffusion temperature, °C			
	900	950	1000	1000
	calculation			experiment
10	360	110.75	49.4	50
20	250	82.6	35.4	36
30	200	66.6	27.4	29.5
40	175	57.3	24	25.5
50	150	50.6	21.7	22.3
60	140	46.6	20.0	21.0

strong effect on the leakage currents of ultrathin flat mesa-junctions and parameter  $\rho_{CE}$ . In such structures, the coefficient of emitter current transmission  $h_{21E}$  is determined by the efficiency of the emitter and depends directly on doping characteristics, leakage currents, and parameter  $\sigma$  in the LDIE regions. For the concentration  $[As]_s \approx 10^{21} \text{ cm}^{-3}$ , the surface erosion takes place. For  $[As]_s \approx 8 \times 10^{20} \text{ cm}^{-3}$ , separate precipitates are observed. For  $[As]_s \approx 5 \times 10^{20} \text{ cm}^{-3}$ , a silicon surface that is almost free from defects can be obtained.

With the decrease in width of the emitter regions, the defects in the emitter region, internal stresses  $\sigma$ ,

and charge  $Q$ , which are introduced by the LDIE regions, have a growing effect on the current-voltage characteristic of the transistor structures. The leakage currents of emitter-base junctions  $I_{EB}$  above  $10^{-12} \text{ A}$  ( $U_{EB} \leq 0.4 \text{ V}$ ) are observed during the thermal oxidation of the emitter regions. For the  $\text{SiO}_2$  thickness of 20 nm and  $\text{SiN}_x$  thickness of 30 nm, the leakage current  $I_{EB}$  depends directly on  $[As]_s$  and the density of the structural defects. With the optimal doping and controlled chemical etching of the emitter regions from butt segments, the leakage current  $I_{EB}$  is less than  $10^{-12} \text{ A}$  during the surface passivation of the emitter regions with the thin  $\text{SiO}_2$  layer in combination with  $\text{SiN}_x$  ( $\text{Al}_2\text{O}_3$ , AlN) films and the polyimide (PI) layer. When creating trenches for LDIE, the boron-doped regions of the contact base act as an indicator of the end of the process.

Figure 3 shows the calculated dependences of the equilibrium concentration of holes  $p_0$  and the squared intrinsic concentration of charge carriers  $n_i^{2*} = p_0 n_0$  as a function of the active concentration of the donor impurity  $N_D^+ = [As^+] = n_0$  for different adjustable dependences of the effective density of states  $N_C^*$  ( $N_D^+$ ). For the doping level of the base active region  $N_{a,b} \approx 10^{18} \text{ atom/cm}^3$ , the best agreement between the measured value of the current amplification coefficient  $h_{21E}$  of the transistor structure and the calculated value is observed for the dependency of  $n_i^{2*}$  (see Fig. 3, curve 3), which corresponds to the dependency for  $N_C^*$  ( $N_D^+$ ) (see Fig. 3, curve 3").

Thus, the possibility in principle of creating completely self-forming SHP transistor structures on thin plates of pure silicon with the calculated values of  $f_c = f_{max} = 500 \text{ GHz}$  for direct and inverted narrow and exactly localized flat emitter regions ( $L_{e,fl} = 1 \mu\text{m}$ ,  $w_{c,wl} = 50 \text{ nm}$ ) with selectively deposited tungsten electrodes is demonstrated. In order to create the collector and emitter regions of the elementary struc-




Fig. 3. Calculated dependencies of the physical parameters of the emitter on the doping level:  $n_i^{2*}(N_D^+)$  are curves 1-4;  $p_0(N_D^+)$  are curves 1'-4'; and  $N_C^*(N_D^+)$  are curves 1''-4''.

tures, the self-adjunction of the top and inverted (bottom) pseudo-lithographic masks with the successive transformation of structure layers (with respect to the initial upper support contour and self-forming relief), which provides the optimal configuration and parameters of the critical regions, is used. The elementary transistor structures can be connected into parallel sections to form power keys suspended on metal (or metal-carbon) beams. When creating the ultrathin low-resistance emitter regions doped with arsenic in vacuum, conditions for the origination of specific structural defects, as well as their effect on the current-voltage characteristic of the structures with the flat mesa-emitter, are revealed.

The results can be used to design new methods for the doping and selective growth of materials to create ultrathin self-forming SHF transistor structures. In particular, the formation of the selective collector regions with a high breakdown voltage based on GaP [12] using installations of ultrahigh vacuum and molecular beam epitaxy in vacuum with the gas-phase deposition of layers is promising.

#### ACKNOWLEDGMENTS

This work was performed as part of the FTP Studies and Developments on Priority Directions of Developing the Scientific and Technical Complex of the Russian Federation in 2007–2013 with financial support from the Ministry of Education and Science of the Russian Federation (state contract no. 16.552.11.7061). The equipment was provided by TsKP Mikrosistemnaya tekhnika i elektronnaya komponentnaya baza of the National Research University of Electronic Technology (MIET).

#### REFERENCES

1. Lukanov, N.M., Lebedev, V.V., Lyubushkin, E.N., et al., USSR Inventor's Certificate no. 439863, MKI H 01L19/00, *Method of fabricating IC active elements*, 1974.
2. Lukanov, N.M., Lapshinov, O.N., Marasanov, V.A., et al., Method for improving parameters of aligned structures, in *Poluprovodnikovyye pribory i IS: sb. nauch. tr. po problemam mikroelektroniki* (Semiconductor Devices and IC: Collection of Papers in Microelectronics), Moscow: MIET, 1976, no. 27, pp. 33–39.
3. Agafontsev, V.F., Lapshinov, O.N., and Lukanov, N.M., Calculation of the diffusion profile of arsenic in silicon, in *Poluprovodnikovyye pribory i IS: sb. nauch. tr. po problemam mikroelektroniki* (Semiconductor Devices and IC: Collection of Papers in Microelectronics), Moscow: MIET, 1976, no. 27, pp. 15–22.
4. Lapshinov, O.N. and Lukanov, N.M., Arsenic emitter, in *Poluprovodnikovyye pribory i IS: sb. nauch. tr. po problemam mikroelektroniki* (Semiconductor Devices and IC: Collection of Papers in Microelectronics), Moscow: MIET, 1976, no. 27, pp. 23–32.
5. Lukanov, N.M., Method of measuring and calculating the transmission coefficient of emitter current limited by the emitter performance, in *Proektirovaniye i primeneniye poluprovodnikovyykh integral'nykh skhem i poluprovodnikovyykh zapominayuschikh ustroystv: sb. nauch. tr. po problemam mikroelektroniki* (Design and Application of Semiconductor Integrated Circuits and Semiconductor Memory: Collection of Papers in Microelectronics), Moscow: MIET, 1978, no. 40, pp. 141–161.
6. Lukanov, N.M., USSR Inventor's Certificate no. 749287, *Method of fabricating transistor structures*, 1980.
7. Lukanova, N.N. and Lukanov, N.M., Constructive-topological design of self-aligning submicron ultrathin-layer transistor structures with improved parameters, in *Fizika, tekhnologiya i skhemotekhnika SBS: sb. nauch. tr.* (Physics, technology, and circuitry of VLSIC: Collection of Papers), Moscow: MIET, 1989, pp. 80–93.
8. Lukanov, N.M., Bipolar VLSI based on self-aligned transistor structures, *Electronic Engineering, Ser. Microelectronics*, 1991, vol. 1, no. 1.
9. Vermer, V.D., Lukanov, N.M., Saurov, A.N., and Metel'kov, P.V., Optimization of self-aligned SHF transistor structures on pure silicon and low-noise broadband amplifier for radio-transmitting IC with MEMS elements (in three parts), *Oboronnyi Kompleks—Nauchno-Tekh. Prog. Ross.*, 2011, no. 1, pp. 78–84; no. 2, pp. 20–27; and no. 3, pp. 11–20.
10. Vermer, V.D., Lukanov, N.M., and Saurov, A.N., Principles of designing bipolar SHF structures with extremely narrow emitter regions, *Nano-Mikrosist. Tekh.*, 2011, vol. 12, no. 137, pp. 13–16.
11. Joodaki, M. and Hillmer, H., A collector-up SiGe-HBT for high frequency application, *German Microwave Conference GeMIC 2006* (Universität Karlsruhe (TH), March 28–30, Session 11a), 2006.
12. Skibitzki, O., Hatami, F., Yamamoto, Y., et al., GaP collector development for SiGe heterojunction bipolar transistor performance increase: a heterostructure growth study, *J. Appl. Phys.*, 2012, vol. 111, pp. 1–9.

Translated by Yu. Kornienko